inverter, which we term the Φ2 inverter, that is well suited to operation at very high frequencies and to rapid on/off control. Features of this inverter topology include low semiconductor voltage stress, small passive energy storage requirements, fast dynamic response, and good design flexibility. The structure and operation of the proposed topology are described, and a design procedure is introduced. Experimental results demonstrating the new topology are also presented. A prototype Φ2 inverter is described that switches at 30 MHz and provides over 500 W of rf power at a drain efficiency above 92%. It is expected that the Φ2 inverter will find use as a building block in high performance dc-dc converters among other applications [1], [2].
I. INTRODUCTION

R
ESONANT inverters suitable for high frequency operation have numerous applications, including as radiofrequency power amplifiers [3] - [5] , induction heating and plasma generation [6] , [7] , and in resonant dc-dc converters [8] - [11] . This paper introduces a new switched-mode inverter which utilizes a specially-tuned resonant network to achieve zero-voltage switching and low device voltage stress. The new design also realizes small passive components, fast dynamic response, and a high degree of design flexibility. These characteristics make the proposed topology advantageous in applications requiring very high frequency operation at fixed frequency and duty ratio.
Section II of the paper provides background on conventional tuned inverter configurations, and provides motivation for the present work. Section III introduces the structure and operation of the new topology, and describes a design procedure. Section IV presents the design and experimental evaluation of a prototype converter operating at 30 MHz and providing over 500 W of output power at a drain efficiency of approximately 93%. Finally, Section V concludes the paper.
II. BACKGROUND AND MOTIVATION
Tuned switched mode inverters (e.g., classes E, E/F, Φ, and others) incorporate resonant networks in order to achieve efficient operation at very high frequencies and to meet other requirements. For example, the well-known class E inverter [12] uses resonant operation to provide zero-voltage switching and enable the use of (relatively) slow gating waveforms. Moreover, it requires only a single ground-referenced switch, and absorbs device parasitic capacitance as a natural part of its operation. As a result, the class E inverter topology has been widely used in a range of applications including radio-frequency dc-dc power converters [8] - [11] , [13] - [15] .
While the conventional class E inverter has many merits, it also has some important limitations. Among the undesirable characteristics of the class E inverter is the high voltage stress imposed on the switch. The peak switch voltage stress in an ideal class E circuit is about 3.6 times the input voltage [4] , [12] (idealized operation using linear passive components, ideal switch, 50% duty cycle). In practical implementations, with operating frequencies reaching into the VHF range, the capacitance C 1 of the class E circuit of Fig. 1 is oftentimes solely provided by the semiconductor drain-to-source capacitance. The non-linear variation of the device capacitance with drain voltage can further increase the voltage stress across the semiconductor, reaching a value of almost 4.4 times the input voltage [16] for this circuit. Some radio-frequency power amplifiers, such as class F and variants, use resonant harmonic peaking of the input or output network [3] , [17] - [23] to reduce the peak voltage on the switch. However, most practical rf amplifier designs of this type operate with significant overlap of device voltage and current (i.e. not fully in "switched mode"), thus providing unacceptably low efficiency for many power electronics applications.
A switched-mode variant of the class F inverter that can be made highly efficient is the so-called class Φ inverter [5] , [24] , [25] . This approach uses a transmission-line network or a high-order lumped simulating network at its input to provide waveform shaping. This reduces peak device stress and eliminates the need for a bulk rf choke. Unlike most practical class F designs, the Class Φ inverter operates entirely in switched mode (at duty ratios below 50%). This yields high efficiency and provides reduced device stress and improved energy storage requirements as compared to traditional inverters. However, these inverters utilize high-order resonant structures with many energy storage components and/or modes and relatively high complexity.
In systems requiring fast response to input voltage variations or where on/off control of the inverter regulates the output (e.g., [11] , [26] , [27] ), it is desirable to achieve fast transient response. In this type of system, traditional class E converter circuits have the disadvantage of a large valued input inductor. This results in relatively large stored energy in the converter that increases the time for the converter to adjust its operating point (e.g., during startup or shutdown). Some less familiar inverter topologies, such as the "second harmonic Class E" [10] , [28] , [29] shown in Fig. 2 , reduce the bulk energy storage requirement compared to the class E, but do not reduce the peak device voltage stress. Fig. 2 . The 2 nd harmonic Class E inverter. Inductor L 1 in the this circuit is a resonant element; this reduces the energy storage requirements and provides a faster transient response than a conventional class E inverter.
Both the class E and the second harmonic class E inverters also share the disadvantage of having a tight link between the output power and the drain-to-source capacitance of the switch. In the class E inverter, P OU T = 2π 2 ·f s ·V 2 IN ·C 1 , where P OU T is the inverter output power, V IN is the input voltage, f s is the switching frequency, and C 1 is the net capacitance in parallel with the switch. Likewise
IN · C 1 for the second harmonic class E inverter. This implies that at high operating frequencies these topologies are bounded to a minimum output power (determined by the intrinsic switch capacitance) that may be higher than the desired output power. Even when acceptable, running at a design power greater than desired hurts efficiency, making this limitation a significant consideration. Of these two designs, the second harmonic class E has a higher allowable frequency limit for a given power throughput and device capacitance. However, both designs suffer from this tight tie between output power, capacitance, and efficiency.
In light of the above issues, there is need for improved topologies that enable VHF operation, provide low device stress and loss, and require a reduced number and size of energy storage components. This document introduces a new design that addresses these issues. This circuit topology is based on a simplified "Class-Φ" inverter which attenuates second harmonic voltage to provide waveform symmetry. Furthermore, the design of this topology permits absorbtion of device capacitance into the waveshaping network in a manner that breaks the tight link between the output power and device output capacitance. This provides the flexibility to realize designs over wider frequency and power ranges. Fig. 3 shows the proposed switched-mode resonant inverter, which we term the Φ 2 inverter. It is closely related to the class Φ inverter of [5] , [25] , but has the high order transmission-line network replaced by the low-order resonant network illustrated in Fig. 4 (or an equivalent network).
III. A NEW CLASS-Φ BASED INVERTER TOPOLOGY
The components of the inverter are tuned to obtain a voltage across the switch with low peak amplitude, and to allow switched-mode operation and low loss through near zerovoltage at turn on and turn off, and at a given frequency and duty ratio. In particular, one can achieve a quasi-trapezoidal voltage waveform across the switch. Moreover, with proper tuning one can obtain zero dv/dt across the switch at turn on, which is desirable for operating at frequencies in the VHF-UHF range. The zero-voltage switching and the zero dv/dt conditions are illustrated in Fig. 5 . As will be shown, these features can be obtained by appropriately selecting the impedance seen at the drain-source port of the switch at the fundamental switching frequency and its first few harmonics.
To illustrate the working principles behind the operation of the Class Φ 2 inverter, the circuit in Fig. 3 has been divided in two parts: One part is formed by the switch and the loworder lumped network of Fig. 4 (connected appropriately to the dc input). The passive portion of this part of the network provides an approximation to the impedance and waveform symmetrizing characteristics of a shorted quarter-wave transmission line [5] , [24] , [25] , [30] . This portion of the network provides an output impedance Z MR when the switch is off. The other part of the circuit is a load network comprising the resistance R LOAD , a reactive interconnect (X S in the figure), and a shunt capacitance C P . This portion of the circuit presents an impedance Z L , such that the total impedance seen looking into the drain-source port of the power MOSFET (or other switching device) is given by Z ds = Z MR Z L when the switch is off.
A characteristic feature of the Φ 2 inverter is that components L MR and C MR are tuned to be series resonant near the second harmonic of the switching frequency. This condition imposes a low impedance across the switch at the second harmonic and prevents the drain voltage v ds (t) from having significant second harmonic content. The rest of the components (forming the reminder of Z ds ) are tuned to provide relatively high impedance at the fundamental and the third harmonic of the driving frequency. Because the switch imposes a constant voltage when it is on, and the network impedance dominantly supports fundamental and third harmonic components of voltage, the overall drain-source voltage waveform is approximately trapezoidal. The exact shape of the drain voltage is determined by the impedance Z ds at the drain-source port, which is selected as part of the tuning process to secure the zero-voltage switching conditions that allow high-frequency switched-mode operation. Since the performance of the inverter relies on tuned components, the Φ 2 inverter operates most effectively at a fixed frequency and duty ratio.
During inverter operation, and for the interval in which the switch is "on", energy flows from V IN and is stored in the inductor L F . Also during this interval, energy is circulated (at two times the switching frequency) in the resonant leg formed by L MR -C MR . During the interval when the switch is "off" the drain to source voltage of the inverter rings with a characteristic determined by the impedance of the drain node.
A. Design of the Φ 2 inverter
Component selection in the inverter is based on achieving certain impedance characteristics as seen at the transistor output port when the transistor is off (Z ds ). While unusual, the authors have found this to be an effective and robust method for realizing the desired performance. The tuning methodology leads to component values yielding the following results:
• The impedance at the fundamental of the switching frequency is 30
• -60
• inductive.
• The impedance at the second harmonic is small due to the series resonance between L MR and C MR .
• The impedance at the third harmonic is capacitive in phase and its magnitude is several dB (between 4 and 8) below the impedance magnitude at the fundamental.
• The values of X S and R LOAD are selected to achieve the desired power transfer based on the voltage division from the trapezoidal operating waveforms of the inverter.
There are many ways to achieve this goal, but here we consider a single route.
1) Component Selection of the Reactive Interconnect X S :
Components L S and C S are part of the output tank that connects the drain to the load resistor R LOAD . This reactive interconnect (labelled X S in Fig. 3 ) performs multiple functions: It provides dc blocking, and also forms an impedance divider that controls the ac power delivered to the resistive load. Moreover, the output tank forms part of the total impedance Z ds and thus is also involved in the waveshaping of the switch voltage.
To determine the component values of the interconnect, we begin by assuming that the drain voltage v ds (t) is a trapezoid, which can be further approximated by a square wave to simplify the design. This square wave has 50% duty cycle, an average voltage equal to V IN , and swings between 0 and 2V IN . Further, we assume that the all the ac power is delivered to the load only at the fundamental of the switching frequency. Hence, we can represent the output tank of the Φ 2 inverter with the equivalent circuit shown in Fig 6. Here, v ds1 represents the fundamental of v ds (t) which has an amplitude V ds1 = 4 π ·V IN . X S can be implemented to either look capacitive or inductive at the fundamental: both possibilities are viable, but yield differences in the way harmonic components are handled.
Consider how the reactance X S in Fig. 3 can be obtained. As mentioned above, X S forms part of a reactive divider that sets the output power delivered to R LOAD . By reference to 
L S and C S are then selected to provide this desired reactive magnitude (with inductive or capacitive phase) and a desired frequency selectivity. Note that in some cases, a design with L S =0 is viable.
2) Initial Sizing of the elements of Z MR : The next step in the tuning procedure of the Φ 2 inverter is selecting the components that form the impedance Z MR in Fig. 3 . The elements forming Z MR are part of the low-order network of 
(2) Notice that in the Φ 2 inverter of Fig. 3 , the capacitance of the semiconductor switch and the capacitor C FEXTRA in Z MR form the capacitor C F in the network of Fig. 4 . The value of the capacitor C F used to obtain the other components of Z MR can be solely the semiconductor capacitance, a fraction of it, or a larger value. The specific value chosen can be used as a design handle that has a significant impact on the performance of the inverter.
Using larger values of C F in Eq. 2 will shift the impedance magnitude of the network in Fig. 4 down. Because the drain impedance Z ds = Z MR Z L , reducing the magnitude of Z MR may be a necessary step in applications in which the impedance Z L heavily loads the drain impedance Z ds . Smaller values of C F increase the impedance of the rest of the components of Z MR , and reduces the circulating currents throughout the network. On the other hand, using a very small or large value of C F can result in unreasonable values for the rest of the components of the network. Then, the choice of the value of C F is a trade-off between the allowable resonant losses (due to the Q of the components) and the output power delivered to Z L .
Eq. 2 gives a good starting point for the value of L F , but extra tuning may be required. The detailed tuning of L F is accomplished to obtain desirable waveform characteristics at the switch terminals. These characteristics may include zerovoltage switching (ZVS) of the semiconductor switch and zero dv/dt across the switch at switch turn on (it is recognized that highest efficiency operation may occur for other tuning objectives, however).
3) Achieving the Important Characteristics of Z ds : The next step in the tuning process is selecting C P , which includes any capacitance of the semiconductor not used as part of C F in the previous tuning step. In a design in which the reactance X S is positive (inductive tuning), the impedance of C P dominates the high frequency portion of the impedance Z L in Fig. 3 (e.g. see Fig. 7 ). In this case, the impedance Z L will look capacitive at low frequencies (for
), inductive near the fundamental of the switching frequency (
, and capacitive again somewhere in between the fundamental and the third harmonic. Increasing C P reduces the impedance Z L (and Z ds ) at the third harmonic.
Looking into the drain node of the Φ 2 inverter, the relative magnitudes of the impedance Z ds at the fundamental and the third harmonic of the switching frequency determine how large these components are going to be in the drain to source voltage v ds (t). Thus, the ratio of the impedance magnitudes of Z ds at these frequencies has a direct impact on the maximum voltage across the semiconductor. Alternatively, the impedance ratio can be varied by making changes to the impedance at the fundamental driving frequency. For typical designs, the impedance at this frequency is determined by jωL F (jX S + R LOAD ).
The zero-voltage turn-on condition on the MOSFET occurs when the net impedance Z ds is inductive at the fundamental (having somewhere between 30 and 60 degrees of phase). Because the proposed initial tuning of Z MR achieved by Eq. 2 peaks at the fundamental (ideally, at ω = ω s , |Z MR | → ∞), the impedance Z L dominates Z ds at this frequency. Although X S is designed to look inductive at this frequency, the phase angle of X S may be too small to achieve ZVS. The phase angle of Z ds at the fundamental can be increased by reducing L F , an action that will also increase the frequency at which Z MR peaks. Moreover, reducing the value of L F will speed the transient response of the converter, but this consideration is secondary to the tuning process. Note that C P and L F may be adjusted iteratively to achieve the desired characteristics.
In the proposed Φ 2 inverter of Fig. 3 , L F acts as a resonant inductor. At driving frequencies in the VHF range, L F has a very small numerical value and low energy storage as compared to the rf choke found in many inverters such as the traditional class E inverter [4] , [12] .
To summarize, the steps in the tuning process of a Φ 2 inverter are: 1) Select the reactance X S to deliver the desired output power. For the case in which X S is inductive, C S only provides dc blocking. 2) Starting with a suitable value for C F use Eq. 2 to obtain values for C MR , L MR , and L F . With these values Z MR will peak at the fundamental and third harmonic of the switching frequency and will have a null impedance at the second harmonic. 3) C P is selected to attenuate the impedance Z ds at the third harmonic, to achieve a ratio between the fundamental and the third harmonic of 4 to 10 dB. This ratio has a direct impact on the maximum drain to source voltage during operation of the inverter. 4) If necessary, L F is reduced from its nominal value found using Eq. 2, to increase the phase angle of Z ds at the fundamental. A phase angle between 30 and 60
• results in ZVS. Reducing L F increases circulating currents in the network and can have an adverse effect on the performance of the inverter. These tuning goals can be met under a broad range of conditions and for a wide range of switch parasitic capacitance (which is absorbed as part of the resonant network). This provides a high degree of design flexibility that does not exist in the class E inverter. One consequence of this is that it is possible to realize Φ 2 inverter designs (for a specified power and switch capacitance) at much higher frequencies than can be achieved with a traditional class E inverter. Furthermore, because the individual inductive components (including L F ) can be resonant elements having small energy storage, no bulk rf choke is required. Consequently, the Φ 2 inverter can provide rapid dynamic response (e.g., to variations in input voltage and to on/off control).
IV. Φ 2 EXPERIMENTAL DEMONSTRATION
The Φ 2 resonant inverter introduced here provides low device stresses, eliminates the need for a bulk input inductor, and provides a greater degree of design flexibility than conventional designs such as the Class E resonant inverter. To show the trade offs involved in the design of the Φ 2 inverter, this section describes the step-by-step tuning process of a 30 MHz Φ 2 inverter designed to deliver up to 520 W to a 33.3 Ω resistive load and over an input voltage range between 160 V to 200 V. The semiconductor switch selected for this design is a 500 V vertical MOSFET (ARF521) which has an R ds,ON = 1Ω and an C OSS =55.42 pF at V ds = 160 V. Details on the modelling of the semiconductor in the simulation results presented here can be found in [1] , [32] . For this design the MOSFET's duty cycle is selected to be 0.3.
We begin by calculating the value of the components forming X S . In this design, X S will be designed to look inductive at the switching frequency. The elements comprising Z MR are initially tuned according to equation 2 to peak at the fundamental and third harmonic and to have a zero in impedance at the second harmonic of the switching frequency. To minimize the circulating current throughout the resonant elements of the inverter, we calculate the value of the components of Z MR assuming a value of C F =20 pF, which for a switching frequency of 30 MHz results in L F =625.4 nH, L MR =375.3 nH and C MR =18.8 pF. Here, the value of C F (20 pF) was selected to be lower than the switch capacitance at the operating voltage (C OSS =55.4 pF at V DS = 160 V) to reduce the circulating currents throughout the Z MR network. The remaining 35.4 pF of the switch capacitance forms part of C P and contributes to the shape of the drain voltage waveform. Figure 7 shows the simulated magnitude of the impedances Z L , Z MR and the resultant drain impedance Z ds as a function of frequency at this point in the tuning process. Here, C P includes the remainder of the MOSFET capacitance and 40 pF of external capacitance needed to achieve the desired attenuation at the third harmonic of f s 1 . Notice that while the magnitude of the impedance Z MR peaks at 30 MHz and 90 MHz, it has a null at 60 MHz. Because Z ds = Z MR Z L , the maxima of the magnitude of Z ds will not necessarily correspond to the maxima of either Z MR or Z L , so the designer has to be aware of the impact that changes on each component can have in the overall impedance Z ds . To better appreciate the resulting impedance looking into the drain node of the inverter, Fig. 8(a) shows the magnitude and phase of the impedance Z ds of this example at this stage of the tuning process. The figure shows that at the fundamental of the switching frequency, Z ds has a magnitude of 37.2 dBΩ and 2.7
• of phase. Although the phase angle is positive, 2.7
• of phase is not inductive enough to ensure ZVS for the selected duty ratio. This can clearly be seen in Fig. 8 Reducing the value of L F from the value selected initially shifts the first peak of Z MR to a higher frequency; this makes the net Z ds look more inductive at the fundamental. Reducing L F in this manner is a way to achieve the ZVS operation of the Φ 2 inverter. Figure 9 shows the impedances Z L , Z MR and the drain impedance Z ds of the inverter when the value of L F is reduced from 625.24 nH to 270 nH. Notice that the impedance peaks of the magnitude of Z MR are no longer at the fundamental and third harmonic of the switching frequency, but are significantly higher in frequency.
The effects of the reduction in the value of L F can be better appreciated in Fig10(a), which shows that with a smaller value of L F , the phase angle of the impedance at the fundamental is now 40.6
• , with a magnitude of 34.8 dBΩ. Under this conditions ZVS is achieved as can clearly be seen in the transient simulation of Fig. 10(b) . The models in the simulation results include parasitic elements in most of the components, which are responsible for the high frequency oscillations on v ds (t) when the MOSFET is on. Furthermore, the simulation accounts for the non-linear capacitance of the semiconductor device (ARF521 MOSFET) chosen for the design. 
4) Importance of the Relative Impedance ratio at the Fundamental and Third Harmonic:
the ratio between the impedance magnitude at the fundamental and the third harmonic Z ds has a direct impact on the shape of the drain voltage. In particular, this ratio determines the peak voltage across the MOSFET. For the simulation results shown in Fig. 10(a) , this ratio is 4.75 dB.
To demonstrate the effects that the impedance ratio has on the performance of the Φ 2 inverter, we simulated the inverter presented in the previous subsection with different values of capacitance C P and inductance L F . By varying C P , we lower the impedance at the third harmonic, while keeping the impedance at the switching frequency constant by adjusting the value of L F . Figure 11 summarizes the results of this process. Figure 11 
A. Inverter Implementation
A prototype inverter based on the design presented above is described here. It was constructed on a printed circuit board (PCB) (2-layer, 1 oz. copper, FR4 material). Of particular importance during the fabrication of the prototype is the accurate determination of the drain impedance Z ds . This measurement is done using an impedance analyzer connected to the drain node (through an SMA connector) and in series with a DC blocking capacitor C BIAS (such that the drain node can be biased to an appropriate voltage). The impedance analyzer is calibrated to compensate for the introduction of a 6 in., 50 Ω coaxial cable between the instrument head and the PCB under study. The calibration offers an accurate measure of the impedance up to a frequency of about 400 MHz.
The nonlinear dependance of the MOSFET's drain to source capacitance on voltage requires biasing the drain node to the nominal input voltage when measuring the impedance. The input voltage of the inverter (160 V≤ V IN ≤ 200 V) exceeds the biasing limits of the impedance analyzer available (Agilent 4395A, with ±40 V dc range.). Therefore, to allow for dc bias and protection of the analyzer, it is necessary to add a capacitor C BIAS between the analyzer and the drain node. The role played by this capacitor is twofold: it prevents the dc voltage from reaching the measuring test point of the analyzer and holds the voltage across C BIAS constant throughout the measurement. It is essential the impedance of C BIAS be negligible when compared to the impedance of the drain node at a biased point. The length of the frequency sweep interval of the impedance analyzer is selected to be short enough so that no significant drop in bias voltage is observed. The impedance Z ds of the Φ 2 inverter design developed in this section, has the frequency dependance shown in Fig. 10(a) . In the light of the above considerations, the impedance of C BIAS is chosen to be 10 times smaller than the Φ 2 design at 30 MHz and 90 MHz. The impedance magnitude at these frequencies is 34.81 dBΩ and 30.06 dBΩ respectively. A 250 V, 1µF ceramic capacitor (CKG57NX7R2E105M) meets these requirements.
The values of resonant inductors L F , L MR , and L S (shown in Table I ) are small and can each be implemented with a few turns of magnet wire.
2 . The air-core inductors built for this inverter have quality factors Q L larger that those assumed in the design summarized in Table. I. To ensure mechanical stability and repeatability, the inductors were wound on threaded Teflon cylinders.
1) Placement of resonant elements:
The first step in the construction of the prototype was the placement of the second harmonic resonator (formed by C MR and L MR ). These components were tuned to resonate at the second harmonic of the switching frequency. Inductor L MR was fabricated with 9 turns of AWG16 magnet wire on a 3/8 in. diameter Teflon rod with 14 turns/inch threads. Then, we added a C MR =16.3 pF capacitor in series with the inductor. The series network formed by L MR and C MR was found resonant at a frequency of 61.3 MHz. Hence, the effective value of L MR is 414 nH. An important consideration in the layout of the PCB is the peak voltage across capacitor C MR , which can reach 1.25 KV at V IN =200 V. Therefore, C MR was implemented by connecting three 500 V porcelain capacitors in series. To avoid adding parasitic capacitance here, no ground plane was placed (on the other side of the board) below the midpoint connection of the C MR -L MR tank.
Once the second harmonic leg was in place, the MOSFET and the rest of of the passive components were placed on the PCB. Throughout the placement of the resonant components of the inverter, the ARF521 gate and source were shorted using a low inductance connection. Hence, measurement of the drainsource impedance Z ds included switch capacitance C oss . Fig. 12 . Experimental Class Φ 2 inverter. Fig. 13 . RF Load. Figure 12 shows a photograph of the prototype with all the inverter components in place. In order to keep the loop area of the input to a minimum, the inductor L F was placed across the top of the ARF521.
The Φ 2 inverter delivers power to a resistor implemented by paralleling three 100 Ω RF power resistors, each rated to 150 W. Figure 13 shows the PCB of the load network with the resistors placed symmetrically. The connection between the inverter stage and the RF Load was made using two 75 Ω coaxial cables in parallel. A subsequent section shows a detailed characterization of the load across frequency, and at the operating temperature.
2) Verification of the impedance Z ds : With the voltage of capacitor C BIAS held to V IN , we proceed to compare the measured impedance Z ds to the one obtained by simulation using PSPICE with the values obtained in Table. II. Figure 14 shows the magnitude of Z ds when V IN is 160 V. The difference between measurement and simulation in the frequency range between 70 MHz and 80 MHz is due to the gate to drain capacitance C gd and the gate-to-source inductance. C gd is not included separately in the PSPICE model of the MOSFET but is rather treated as part of the device output capacitance C OSS .
3) Implementation of the Gate Drive:
The inverter operates with a constant duty cycle of approximately 0.3. The gate of the ARF521 MOSFET used here is driven sinusoidally by an RF power amplifier having 50 Ω output impedance (Amplifier Research 150A100B) with a dc offset on the gate voltage. Figure 15 shows a schematic of the gate drive circuit where V G,DC is a dc voltage that controls the duty cycle. Capacitor C G,RF =5 nF presents a low impedance to the RF signal coming from the power amplifier. The inductor L G,DC =568 nH and R G,DC =10 kΩ prevent the RF signal from reaching the auxiliary supply V G,DC .
The impedance between gate and source of the ARF521 is modelled as a series resonant circuit, with R G =0.116 Ω, C iss =920 pF, and L G =2.6 nH. The measurement accounts for the gate and source lead inductances.
When a sine wave is used to drive the gate of the MOSFET, the power lost in the gate is (ideally)
V, the power lost at the gate is just P GATE =251 mW, which is negligible compared to the output power of the inverter.
B. Experimental Performance of the inverter
The inverter and load were each mounted to appropriate heat sinks. In particular, the RF load was mounted on an aluminum heat-sink with two fan-cooled copper heat-sinks (type Zalman CNPS7700-Cu) also mounted to it to improve heat transfer. In thermal steady state, the net thermal impedance seen by the resistive load was found to be 0.2
• C/W. The inverter MOSFET was mounted on a fan-cooled aluminum heat-sink with a thermal resistance of 0.5
• C/W (CoolerMaster HAC-L82). This heat-sink was deliberately oversized to ensure acceptable temperature rise on the inverter board even if the inverter did not operate as desired. The prototype inverter and load are shown in Fig. 16 . The measured drain to source voltage v ds (t) of the Φ 2 inverter is shown in Fig. 17 as well as the voltage at the MOS-FET's gate (with V IN =160 V). The figure clearly shows ZVS condition and the expected waveshaping outlined in section III. Figure 18 shows experimental measurements of v ds (t) as the input voltage is varied over the 160 V≤V IN ≤ 200 V range. The peak voltage across the switch is significantly smaller than the voltage obtained by conventional circuits (Class E, second harmonic Class E). The peak v ds (t) to V IN ratio measured over the entire input range is approximately 2.4. Figure 19 illustrates the excellent agreement that exists between measurement and PSPICE simulation for the case when V IN =160 V. v ds (t) is shown on the left of the figure, while the load voltage v load (t) is shown on the right.
C. Output Power Measurements and Performance
Measuring ac power at 30 MHz is difficult in RF systems, especially at impedance levels different from 50 Ω. To accurately measure the power delivered to the load, we obtained the frequency components of the voltage across the RF load and computed the power delivered at each harmonic frequency. To do this, we measured the impedance of the RF load across frequency and temperature. A plot of the load impedance in the frequency range between 1MHz and 400 MHz ( at 25
• C) is shown in Fig. 20 . The measured value of the static thermal coefficient of the load was 4.23 mΩ/
• C. We scaled the real part of the load impedance to account for the temperature increase of the load during operation of the inverter. We made the simplifying assumption that the effect of the thermal coefficient was constant with frequency. Figure 21 shows the voltage across the RF resistive load, and the magnitude and phase of the first 9 harmonic components. With the harmonic content, the impedance of the load, and the load temperature, the output power can be estimated with reasonable accuracy.
The output power and drain efficiency of the converter over the input voltage range are shown in Fig. 22 . All the voltage measurements were made when the temperature of the load resistor reached 100
• C. The drain efficiency is over 92 % over the operating range 3 . The performance of the prototype Φ 2 inverter demonstrates the high performance achievable with this approach.
D. Comparison to a class E inverter
The Φ 2 inverter breaks the tight relation between frequency, output power and device capacitance characteristic of the class E topology, and allows operation at higher switching frequencies with lower voltage devices. This is demonstrated in the prototype design presented here in which utilizing the selected (ARF521 500 V breakdown) MOSFET rules out the use of a class E inverter topology to meet the required specifications:
• The peak voltage stress of a class E inverter (> 3. 6V IN ) exceeds the breakdown voltage rating of the MOSFET.
• The capacitance at the drain of the AF521 is ≈95 pF when V IN =160 V and the device is mounted on a PCB board. Under these conditions, the maximum switching frequency for a conventional class E inverter designed to deliver 320 W at V IN =160 V is ≈ 6.9 MHz, well below the switching frequency achievable by the Φ 2 example design presented here. The maximum switching frequency of a 2 nd -harmonic class E inverter under the same conditions is ≈ 27.7 MHz. The performance of the prototype Φ 2 inverter demonstrates experimentally many of the advantages that the topology has over conventional designs. In particular, it demonstrates low voltage stress, small-valued passive components, and high design flexibility for high frequency operation.
V. CONCLUSIONS
There is an interest in power electronic systems that achieve a greater degree of miniaturization and better dynamic performance than present-day designs. These goals can be achieved through system designs that operate at greatly increased switching frequencies and take advantage of the resulting reductions in internal converter energy storage. This document presents a new switched-mode resonant inverter, which we term the Φ 2 inverter, that is well suited to operation at Very High Frequencies and to rapid on/off control. Features of this inverter topology include low semiconductor voltage stress, small passive energy storage requirements, fast dynamic response, and high flexibility of design. The structure and operation of the proposed topology are described, and a design procedure is introduced. Experimental results demonstrating the new topology are also presented. It is expected that the Φ 2 inverter will find use as a building block in high performance dc-dc converters among other applications.
